Mixed-mode simulation approach to characterize the circuit delay sensitivity to implant dose variations
نویسندگان
چکیده
Process, device, and mixed-mode (device/circuit) simulation-based approach is presented for 0.1m gate length CMOS technology optimization and sensitivity analysis. The disposable spacer-based 0.1m NMOS and PMOS transistors with excellent short channel characteristics are designed using process and device simulations. The implant-dose sensitivity of the device parameters around the nominal value are estimated. The halo implant and super steep retrograde channel implant dose fluctuations are found to have a profound effect on device characteristics. It is shown that the mixed-mode device/circuit simulation can be used as an excellent tool to connect the circuit delay sensitivity to underlying process parameters. The simulation results demonstrate that the relation between circuit and process parameters is highly nonlinear for the deep submicron technology.
منابع مشابه
Implant Dose Sensitivity of 0.1µm CMOS Inverter Delay
The simulation experiment is performed to characterize the impact of process level fluctuations on the circuit performance variation for the 0.1µm CMOS technology. The 0.1µm NMOS and PMOS transistors are optimized using four different ion implantation steps namely super steep retrograde channel (SSRC) implant, deep s/d implant, shallow s/d extension implant and halo implant. We demonstrate that...
متن کاملDevice and Circuit Performance Simulation of a New Nano- Scaled Side Contacted Field Effect Diode Structure
A new side-contacted field effect diode (S-FED) structure has beenintroduced as a modified S-FED, which is composed of a diode and planar double gateMOSFET. In this paper, drain current of modified and conventional S-FEDs wereinvestigated in on-state and off-state. For the conventional S-FED, the potential barrierheight between the source and the channel is observed to b...
متن کاملحلقۀ قفل تأخیر پهن باند با پمپ بار خودتنظیم و بدون مشکل عدم تطبیق
Almost all logic systems have a main clock signal in order to provide a common timing reference for all of the components in the system. Supporting the highest bandwidth data rates among devices requires advanced clock management technology such as delay-locked loops (DLLs). The DLL circuitry allows for very precise synchronization of external and internal clocks. In this paper a low jitter and...
متن کاملHardwar Trojan classification and implementation and offer a new detection approach
A hardware attack that enables the attacker to alter the main circuit with malicious hardware during either design or the fabrication process is studied and analyzed. This attack, known as the hardware Trojan, has different objectives such as destroying hardware, changing circuit characteristics or extracting sensitive information. So hardware Trojan detection and hardware security are critical...
متن کاملInvestigation and simulation of the effect of Substrate Doping on the Switching Delay of 22nm Double-Insulating UTBB SOI MOSFET
In this paper, for the first time, the effect of the substrate doping of 22nm double-insulating UTBB silicon-on-insulator device on the switching performance and turn-on delay of the transistor is investigated. In UTBB devices, the substrate voltage is varied from positive to zero then negative voltages to trade-off transistor speed against the leakage current. Various circuit design procedures...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 22 شماره
صفحات -
تاریخ انتشار 2003